Parallel architecture for decoding LDPC Codes on high speed communication systems

DAMIAN MORERO; GRACIELA CORRAL-BRIONES; CARMEN E. RODRIGUEZ

Argentina

Conferencia; Technology and Applications, 2008. EAMTA 2008. Argentine School of Micro-Nanoelectronics; 2008

This paper presents a novel parallel architecture for decoding LDPC codes. The proposed architecture has low memory and interconnection requirements, becoming attractive for high speed applications such as fiber optic communications and high density magnetic recording. As an example, the implementation on an FPGA of a TPC/SPC code using the proposed architecture will also be described.