Modelling, Simulation and Code Generation for Electronic Railway Interlocking Systems

GHIGNONE, RAMIRO ADRIAN; FALCO, CRISTIAN FEDERICO; LAROSA, FACUNDO SANTIAGO; MENDES GOUVEIA, HERNAN PABLO; CHANG, LEANDRO ALEJANDRO; MENENDEZ, MARTIN NICOLAS; LUTENBERG, ARIEL

IEEE LATIN AMERICA TRANSACTIONS

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC

Año: 2021 vol. 19 p. 155 - 162

1548-0992

Electronic railway interlockings are critical embedded systems which control the safe operation of train signals. Due to the broad variety of railway network topologies and the high functional safety level required, a flexible solution is needed, capable of taking formal requirements and implementing them accordingly to the required application. The scope of this work is to present an approach in which an automatic code generator transforms the control tables which describe the interlocking logic into functional units written in different programming languages like C or VHDL. The generated code allows its implementation in an embedded system based in a FPGA or a microcontroller. In addition, the project contains a graphical user interface to draw and simulate the behavior of the generated model for verification purposes. The developed tool comprises the entire design flow for interlocking systems and presentes several advantages when compared to previous works.